



(12) **EUROPEAN PATENT APPLICATION**

(21) Application number : **95100148.6**

(51) Int. Cl.⁶ : **H01L 29/06**

(22) Date of filing : **06.01.95**

(30) Priority : **07.01.94 JP 364/94**
24.05.94 JP 108873/94
10.11.94 JP 276196/94

(43) Date of publication of application :
02.08.95 Bulletin 95/31

(84) Designated Contracting States :
CH DE FR GB IT LI NL

(71) Applicant : **FUJI ELECTRIC CO. LTD.**
1-1, Tanabeshinden, Kawasaki-ku
Kawasaki 210 (JP)


(72) Inventor : **Fujihara, Tatsuhiko**
c/o Fuji Electric Co., Ltd,
1-1 Tanabeshinden
Kawasaki-ku, Kawasaki 210 (JP)
 Inventor : **Nishimura, Takeyoshi**
c/o Fuji Electric Co., Ltd,
1-1 Tanabeshinden
Kawasaki-ku, Kawasaki 210 (JP)
 Inventor : **Kobayashi, Takahashi**
c/o Fuji Electric Co., Ltd,
1-1 Tanabeshinden
Kawasaki-ku, Kawasaki 210 (JP)
 Inventor : **Arai, Toshihiro**
c/o Fuji Electric Co., Ltd,
1-1 Tanabeshinden
Kawasaki-ku, Kawasaki 210 (JP)

(74) Representative : **Hoffmann, Eckart, Dipl.-Ing.**
Patentanwalt
Bahnhofstrasse 103
D-82166 Gräfelfing (DE)

(54) **MOS type semiconductor device.**

(57) A MOS type semiconductor device, such as a MOSFET, has a plurality of quadrangular cells each comprised of a quadrangular channel region (3) of the second conductivity type (p) formed in a surface layer of a semiconductor substrate (1) of the first conductivity type (n), an well region (2) of high impurity concentration formed in the central portion of the channel region, a source region (4) of the first conductivity type (n) formed in a surface layer of the well region, and a MOS structure formed on the surface of the above described constituents. To improve the withstand voltage and avalanche withstand capability of such MOS type semiconductor device by preventing avalanche currents from localizing to the corners of quadrangular cells, a diagonal of the quadrangular channel region (3) and a diagonal of the nearest neighbouring channel regions (3) lie on a line, and the spacing between the corners of the neighbouring channel regions is narrowed to encourage pinch-off of a depletion layer and suppresses localization of avalanche currents to the corners of the channel regions. By connecting the corner of the neighbouring channel regions with stripe regions of high resistivity, the depletion layer expands more easily.

FIG. 1



The present invention relates to a MOS type semiconductor device such as a MOS field effect transistor (hereinafter referred to as MOSFET), an insulated gate bipolar transistor etc., which is comprised of a plurality of source regions, which have a gate - oxide film - semiconductor (MOS) structure, scattered in a surface layer of a semiconductor substrate.

The MOS type semiconductor device has been used very often in switching circuits because of its low ON-resistance and fast switching speed. Figs. 4(a) to 4(c) show an example of a conventional MOS type semiconductor device, in which Fig. 4(a) is a top plan view, Fig. 4(b) a sectional view along C-C of Fig. 4(a), and Fig. 4(c) a sectional view along D-D of Fig. 4(a). In Figs. 4, a plurality of quadrangular p⁺ well regions 2 are formed in a surface layer of an n⁻ type semiconductor substrate 1. A plurality of quadrangular p channel regions 3 are formed around the p⁺ well diffusion layers 2. An n⁺ source region 4 is formed in a surface layer of the p channel region 3. A gate electrode 5, made for example of polycrystalline silicon, is disposed through a gate oxide film 6 over the surface of the p channel region 3 between the source region 4 and the exposed surface of the n⁻ type substrate. A source electrode 8 of Al-Si alloy, which contacts commonly with the p⁺ well region 2 and the n⁺ source region 4 and is insulated from the gate electrode 5 by an inter-layer insulation film 7 of BPSG (boron phosphorus silicate glass), is extended over the gate electrode 5. Hereinafter, a unit structure comprised of the p channel region 3, the n⁺ source region 4, and the source electrode 8 as shown in Figs. 4 is referred to as "quadrangular cell". Though the term "quadrangular cell" is used here, the corners of the cells rarely have an angle of 90° or less. In actual semiconductor devices, the corners of the cells are more or less rounded, or the actual cell is formed in an octagon by cutting off the corners of a quadrangular cell. Hereinafter, a polygonal cell, which is defined by two pairs of parallel major sides and extensions of the non-parallel major sides of which cross at around a right angle, will be referred to a "quadrangular cell". When the non-parallel major sides do not cross, the corner of the quadrangular cell is assumed to be located near the cross point of the extensions of the non-parallel major sides and a diagonal of the quadrangular cell is defined as a line segment connecting the assumed corners opposed facing. In the actual semiconductor device, e.g. MOSFET, many quadrangular cells are arranged side by side.

Since, recently, snubber circuits have been eliminated from switching circuits for circuit simplification and since the down-sizing of the switching circuits has proceeded, MOSFETs used as a switching device in the switching circuits tend to be affected by surge voltage. Since the surge voltage causes breakdown of the MOSFET, improvement of breakdown withstand capability (avalanche withstand capability) of the MOSFETs has been required. In the above described conventional MOSFET, the p⁺ well region 2 is formed deeply to improve the avalanche withstand capability. However, the deep p⁺ well region affects other properties such as the ON-resistance of the MOSFET. Fig. 5 shows the avalanche withstand capability and the ON-resistance versus p⁺ well depth relations in a MOSFET element with ratings of 900 V and 5 A. In Fig. 5, the abscissa represents the diffusion depth of the p⁺ well region 2 and the ordinate represents the avalanche withstand capability and the ON-resistance, respectively. As shown in Fig. 5, the avalanche withstand capability is improved with increasing depth of the p⁺ well region. However, the ON-resistance increases also with increasing depth of the p⁺ well region. Therefore, it takes a considerable period of time to experimentally determine the manufacturing process parameters for obtaining a depth of the p⁺ well region at which the avalanche withstand capability is appropriately balanced with the ON-resistance. And, if the avalanche withstand capability is balanced with the ON-resistance, improvement of the avalanche withstand capability remains within a limited range.

In view of the foregoing, an object of the present invention is to provide a MOS type semiconductor device which improves avalanche withstand capability without sacrificing other properties.

This object is achieved with a MOS type semiconductor device as claimed in claims 1 and 16, respectively.

Preferred embodiments of the inventions are subject matter of the dependent claims.

According to the present invention, lowering of the withstand voltage around the corners of the quadrangular cell and lowering of the avalanche withstand capability can be prevented by closing the spacing between the corners of the neighboring cellular structures, by which to encourage expansion of a depletion layer. The lowering of the withstand voltage around the corners of the quadrangular cells and lowering of the avalanche withstand capability can be prevented more effectively by positioning the corners of the channel region in close proximity to the corners of the neighboring channel regions, by joining the corners of the neighboring channel regions each other, or by forming stripe diffusion regions of higher resistivity and of the same conductivity type with that of the channel region or the semiconductor substrate. The stripe diffusion regions decrease the capacitance between the gate and the drain, and therefore contribute to increasing switching speed of the MOSFET. The avalanche withstand capability is also improved by minimizing the curvature of the pn junctions in the peripheral and corner cells surrounding the quadrangular cells, and by widening the areas of the peripheral and corner cells. The avalanche withstand capability is further improved by lowering the channel resistance by means of the shallow base region formed in the channel region.

The invention will be explained in detail below with reference to the drawings which illustrate specific em-

bodiments only and in which:

- Fig. 1 is a top plan view showing a first embodiment of a MOSFET of the present invention;
- Fig. 2(a) is a sectional view taken along line A-A in Fig. 1;
- Fig. 2(b) is a sectional view taken along line B-B of Fig. 1;
- 5 Fig. 3 is a sectional view showing a portion around the periphery of the MOSFET chip of Fig. 1;
- Fig. 4(a) is a top plan view showing an example of the MOSFET according to the prior art;
- Fig. 4(b) is a sectional view taken along line C-C in Fig. 4(a);
- Fig. 4(c) is a sectional view taken along line D-D in Fig. 4(a);
- Fig. 5 is a graph showing the avalanche withstand capability and ON-resistance, respectively, versus the p^+ well depth of the MOSFET;
- 10 Fig. 6(a) is a top plan view for explaining the flow of avalanche currents in the conventional MOSFET;
- Fig. 6(b) is a top plan view for explaining the flow of avalanche currents in the MOSFET according to the present invention;
- Fig. 7 is a sectional view showing a parasitic bipolar transistor which appears near the surface of the MOSFET;
- 15 Fig. 8 is a graph comparing the temperature variation of the avalanche withstand capabilities of the MOSFETs of the present invention and the conventional MOSFET;
- Fig. 9 is a top plan view showing a second embodiment of the MOSFET according to the present invention from which an upper structure of the MOSFET is omitted;
- 20 Fig. 10(a) is a sectional view taken along line E-E in Fig. 9;
- Fig. 10(b) is a sectional view taken along line F-F in Fig. 9;
- Fig. 11 is a top plan view showing a third embodiment of the MOSFET according to the present invention from which an upper structure of the MOSFET is omitted;
- Fig. 12(a) is a sectional view taken along line G-G in Fig. 11;
- 25 Fig. 12(b) is a sectional view taken along line H-H in Fig. 11;
- Fig. 13(a) is a top plan view showing fourth embodiment of the MOSFET according to the present invention from which an upper structure of the MOSFET is omitted;
- Fig. 13(b) is a sectional view taken along line I-I in Fig. 13(a);
- Fig. 14 is a sectional view showing a fifth embodiment of the MOSFET according to the present invention;
- 30 Fig. 15 is a sectional view showing a sixth embodiment of the MOSFET according to the present invention;
- Fig. 16 is a top plan view showing a seventh embodiment of a MOSFET of the present invention;
- Fig. 17(a) is a sectional view taken along line A-A in Fig. 16, and
- 35 Fig. 17(b) is a sectional view taken along line B-B in Fig. 16.

Fig. 6(a) is a top plan view for explaining the flow of avalanche currents in the conventional MOSFET, and Fig. 6(b) is a top plan view for explaining the flow of avalanche currents in the MOSFET according to the present invention. In Fig. 6(a), the distance between the channel regions 3 around the corners of the cells shown in Fig. 4(c) is longer than the distance between the sides of the channel regions 3. Since a withstand voltage is low around the corner of the cells because of the large curvature of the p channel region 3, the avalanche currents I_1 caused by avalanche breakdown concentrate to the four corners of the p channel regions 3 from a region surrounded by the four corners of the channel regions 3 as shown in Fig. 6(a). Because of this, the avalanche withstand capability of the MOSFET lowers around the corner of the quadrangular cells. In contrast, if two quadrangular cells are aligned in close proximity with each one of their diagonals lying on a line as shown in Fig. 6(b), this configuration encourages pinch-off of a depletion layer around the corner of the quadrangular cells and prevents the withstand voltage from lowering. Since avalanche currents I_2 flow to two opposed facing corners of the channel regions 3, arranged in close proximity to each other, from a narrow region between the two opposed facing corners of the channel regions 3 as shown in Fig. 6(b), the current I_2 decreases to half the current I_1 . As a result, the avalanche current, which flows through the resistance R_b of the p channel region 3 beneath the n^+ source region 4 shown in Fig. 7, decreases. The avalanche current decrease prevents a parasitic bipolar transistor, consisted of the semiconductor layer of the first conduction type, the channel region of the second conduction type and the source region of the first conduction type, from mal-firing, and therefore, prevents the MOSFET from being broken down. In this configuration, narrower distance between the channel regions of the two cells is preferable, and the distance of 4 μm or less effectively prevents the MOSFET from breakdown. And, a configuration, in which channel regions are so formed by horizontal diffusion that corners of the channel regions of the neighboring cells are joined to each other on the cell diagonals, most effectively prevents the MOSFET from breakdown.

Stripe regions, of the same conductivity type with the channel region and high resistivity and formed on

a line connecting the corners of the neighboring cells, encourage expansion of the depletion layer around the cell corners and prevent the withstand voltage from lowering. Stripe regions, of the same conductivity type with the semiconductor layer surrounding the channel region and higher resistivity than that of the semiconductor layer and formed on the line connecting the corners of the neighboring cells, also encourage expansion of the depletion layer around the cell corners, and prevent the withstand voltage and the avalanche withstand capability from degradation. By doping the impurities in the channel region simultaneously with formation of the stripe regions, the parasitic bipolar transistor described above is prevented from mal-operating even when the avalanche current flows from the stripe region to the channel region, because the impurity concentration of the region formed by the impurity doping is higher than that in the channel region and the resistivity is low in the heavily doped region.

By aligning at least a portion of the outermost side of the channel region of the peripheral cells, formed on the outermost periphery, inside of which the quadrangular cells are formed, in parallel to the side of the semiconductor chip, the pn junction is formed in straight and localization of the electric field is suppressed. By forming the source region of the peripheral cell only on its central side of the semiconductor chip, the parasitic transistor is prevented from operating even when the avalanche current flows, because the source region of the first conductivity type is not formed on the peripheral side of the peripheral cell. And, by expanding the area of the peripheral cell more widely than the area of the quadrangular cell, the avalanche energy absorption capability, and therefore, the avalanche withstand capability are improved.

By forming the corner cells, the outermost side of a channel region of which is an arc convex toward the corner of the semiconductor chip or a polygonal curve imitating the arc, in the corners of the semiconductor chip, the curvature of the pn junction is reduced and the localization of the electric field is suppressed. And, by expanding the area of the corner cell more widely than the area of the quadrangular cell, the avalanche energy absorption capability, and therefore, the avalanche withstand capability are improved.

The provision of a shallow base region of a second conductivity type, the impurity concentration of which is higher than the impurity concentration of the channel region and the diffusion depth of which is shallower than the diffusion depth the channel region, in a portion of the surface layer of the channel region, improves the avalanche withstand capability, because the conductivity of the channel region increases, the base resistance of the parasitic transistor decreases, and therefore, the parasitic transistor hardly operates. Especially, by providing the region of the second conductivity type under the shallow base region only with the channel region, the avalanche withstand capability is improved even when the well region of the second conductivity type does not exist.

Preferred Embodiments

Fig. 1, Fig. 2(a) and Fig. 2 (b) show a first embodiment of a MOSFET of the present invention. Fig. 1 is a top plan view, Fig. 2(a) a sectional view along A-A of Fig. 1, and Fig. 2(b) a sectional view along B-B of Fig. 1. In Figs. 1, 2(a) and 2(b), the same parts with those in Figs. 4 are designated by the same reference numerals.

As shown in Fig. 1, quadrangular cells, each of which has four major sides and is comprised of a quadrangular p channel region 3, an n⁺ source region 4 and a p⁺ well region 2 formed in the p channel region 3, are arranged with their corners positioned in the closest proximity. Though the diagonals of two nearest or each pair of nearest neighboring quadrangular cells are aligned on a line, since the cells are arranged with equal pitch in this embodiment, the quadrangular cells may be rectangular. In practice, the corner of the quadrangular cell is not right angled, and curved with a radius of curvature of 1.5 to 2 μm . As explained with reference to Fig. 6, the avalanche current around the corners of the neighboring quadrangular cells is small. Though the region surrounded by four quadrangular cells is wide and the avalanche current is large, the surrounding quadrangular cells withstand a large avalanche current, because the opposed facing pn junctions are straight. In Fig. 2(a), the p channel region 3 is formed in the surface layer of the n⁻ type substrate 1 with a resistivity of 45 Ωcm and a thickness of 100 μm . The p⁺ well region 2 deeper than the p channel region 3 is formed from the surface of the p channel region 3, and the n⁺ source region 4 is formed in the surface layer of the p⁺ well region 2. A polycrystalline silicon gate electrode 5 is disposed through a gate oxide film 6 on the surface of the p channel region 3 between the n⁺ source region 4 and the exposed portion of the substrate 1. A source electrode 8 is disposed in contact commonly with the n⁺ source region 4 and the p⁺ well region 2 and extends over the gate electrode 5 through an inter-layer insulation film 7. A drain electrode (not shown) is deposited on the back surface of the n⁻ type substrate through an n⁺ type substrate layer. The parameters of an experimental model of the MOSFET of Fig. 1 are as follows. The dose amount in the p channel region 3 by ion implantation is $1 \times 10^{14} \text{ cm}^{-2}$; the diffusion depth of the p channel region 3 is 3 μm ; the dose amount in the p⁺ well region 2 is $1 \times 10^{15} \text{ cm}^{-2}$; the diffusion depth of the p⁺ well region 2 is 8 μm ; the dose amount in the n⁺ source region 4 is $5 \times 10^{15} \text{ cm}^{-2}$; and the diffusion depth of the n⁺ source region 4 is 0.3 μm . The size of the p channel

region 3 is $33\ \mu\text{m} \times 33\ \mu\text{m}$, and the pitch between the p channel regions 3, 3 is $50\ \mu\text{m}$. At this pitch, the distance between the corners of two the p channel regions 3, 3 is about $4\ \mu\text{m}$.

Since two quadrangular cells are positioned most closely across the opposed facing corners of the p channel regions 3, 3, as illustrated in the A-A section shown in Fig. 2(a), a depletion layer which spreads from the p channel region 3 when an electric field is applied easily joins a depletion layer spreading from the adjacent p channel region 3. Since the curvature of the depletion layer is usually small, withstand voltage lowering at the corners of the quadrangular cell, at which avalanche breakdown occurs most easily, does not take place and the avalanche withstand capability is improved. Since the portion of the n^- type substrate under the gate electrode 5 is widely spaced between two quadrangular cells in the cross section shown in Fig 2(b), a wide current path is obtained when the MOSFET is ON, and the ON-resistance of the MOSFET is suppressed at low value.

In Fig. 1, peripheral cells 19, the outermost side of which lies in parallel to the side of the semiconductor chip, and corner cells 20, the outermost side of which is arched toward the corner of the semiconductor chip, are arranged outside the portion of the semiconductor chip in which the quadrangular cells are arranged. Since the curvature of the outermost pn junctions becomes small by this arrangement, the electric field hardly localizes and the avalanche withstand capability is improved. An n^+ source region 4 is formed in a portion of the peripheral cell 19 and the corner cell 20 located on the side of the central part of the chip. The avalanche withstand capability is improved by the following reason. Though the avalanche breakdown usually starts at first from the outermost pn junction, since the portion lacks n^+ source region, the parasitic transistor does not work even when a large avalanche current flows and the avalanche withstand capability is improved. Since the peripheral cell 19 and the corner cell 20 absorb more avalanche energy by virtue of their wider areas than that of the quadrangular cell, the avalanche withstand capability is further improved. The broken line near the peripheral cell 19 indicates a boundary of a polycrystalline silicon ring 18. The outermost side of the p channel region of the corner cell 20 is not necessarily an arc convex towards the corner of the semiconductor chip. Even an outermost polygonal side imitating an arc is effective for avoiding the electric field localization.

Fig. 3 is a sectional view showing a portion around the periphery of the MOSFET chip. A polycrystalline silicon ring 18 for leading out gate leads is disposed on the outermost p^+ well region 2 through a thick field oxide film 14, and a p peripheral region 16 is disposed in the surface layer of the periphery of the chip. A peripheral electrode 17 is disposed on the p peripheral region 16.

The parameters of each part are as follows. The impurity concentration of the n^- type substrate is 1×10^{13} to $3 \times 10^{16}\ \text{cm}^{-3}$; the thickness of the n^- type substrate is 5 to $150\ \mu\text{m}$; the boron ion dose amount in the p^+ well region 2 is 5×10^{14} to $2 \times 10^{15}\ \text{cm}^{-2}$; the diffusion depth of the p^+ well region 2 is 5 to $10\ \mu\text{m}$; the boron ion dose amount in the p channel region 3 is 3×10^{13} to $5 \times 10^{14}\ \text{cm}^{-2}$; the diffusion depth of the p channel region 3 is 2 to $4\ \mu\text{m}$; the arsenic ion dose amount in the n^+ source region 4 is 4×10^{15} to $5 \times 10^{15}\ \text{cm}^{-2}$; the diffusion depth of the n^+ source region 4 is 0.2 to $0.3\ \mu\text{m}$; the thickness of the gate electrode (polysilicon) 5 is 500 to $1000\ \text{nm}$; the thickness of the gate oxide film 6 is 25 to $120\ \text{nm}$; the thickness of the inter-layer insulation film (BPSG) 7 is 0.6 to $1.1\ \mu\text{m}$; the thickness of the source electrode (Al-Si) 8 is 3 to $5\ \mu\text{m}$; the thickness of the field oxide film 14 is 500 to $1100\ \text{nm}$; and the thickness of the passivation film (SiN) 15 is $800\ \text{nm}$. As for the p type base region, the following three combination can be adopted: (1) the p channel region 3 and the p + well region 2; (2) the p channel region 3 and a shallow p + type base region 11; (3) the p channel region 3, the p + well region 2, and the shallow p + type base region 11.

The first MOSFET of Figs. 1 and 2 operates as follows. When a positive voltage of more than a predetermined value is applied to the gate electrode 5, an inversion layer is yielded near the surface of the p channel region 3 underneath the gate electrode 5 and the portion between the n^+ source region 4 and the n^- type substrate becomes conductive. And a current flows if a voltage is applied at this instance between the drain electrode 13 disposed on the back surface of the n^- type substrate and the source electrode 8. It is necessary for the exposed portion of the n^- type substrate to have an area wide enough for the current to flow. Usually, there exists an optimum value for the ratio of the area of the cells to the exposed area of the n^- type substrate. If the distance between the corners of two p channel regions is set too long, the exposed area of the n^- type substrate occupies too wide an area, which causes ON-resistance increase. If the distance between the corners of two p channel regions is set too short, the exposed area of the n^- type substrate occupies too narrow an area, which also causes ON-resistance increase. The optimum ratio is 0.7 for the high withstand voltage MOSFET of the 900V class. When the distance between the corners of two p channel regions is set at $4\ \mu\text{m}$, the ratio is 0.7. The optimum ratio for a lower withstand voltage MOSFET is more than 0.7, corresponding to which the optimum distance between the corners of two p channel regions becomes shorter than $4\ \mu\text{m}$.

Fig. 8 is a graph for comparing the temperature dependence of the avalanche withstand capability of the MOSFET of Figs. 1 and 2 of the present invention with that of the conventional MOSFET of Fig. 4. The withstand capability of the embodiment of the MOSFET of the present invention shown by a line 21 is 1.6 times at 25°C

and 4.7 times at 125°C as large as the withstand capability of the conventional MOSFET, the cell dimensions of which are the same with those of the MOSFET of the present invention: the area of the p channel region is $33\text{ }\mu\text{m} \times 33\text{ }\mu\text{m}$, and the pitch between the quadrangular cells is $50\text{ }\mu\text{m}$.

In the first embodiment of Fig. 1, the exposed area of the n⁻ type substrate is almost entirely covered by the polycrystalline silicon gate electrode 5. Though the gate electrode is narrow between the corners of the quadrangular cells, since the narrow portion is short, the overall gate resistance is lowered as compared with the gate resistance of the conventional MOSFET.

The first embodiment of the present MOSFET can be manufactured only by changing the mask pattern without adding extra processing steps to the processing steps for the MOSFET of the prior art.

Figs. 9, 10(a) and 10(b) show a second embodiment of the MOSFET according to the present invention. Fig. 9 is a top plan view from which an upper structure of the MOSFET is omitted, Fig. 10(a) a sectional view along E-E of Fig. 9, and Fig. 10(b) a sectional view along F-F of Fig. 9(a). In Figs. 9, 10(a) and 10(b), the same parts with those in the figures already explained are designated by the same reference numerals. In Fig. 9, the space between the corners of the quadrangular cells is further narrowed from that of Fig. 1 until the p channel regions 3 of two nearest neighboring quadrangular cells join each other at their corners. In Fig. 9, the n⁺ source region 4 is formed in the joined p channel regions 3, and the p⁺ well region 2 is formed in the n⁺ source region 4. The E-E section shown in Fig. 10(a) clearly illustrates the junction of the p channel regions 3. The neighboring p channel regions 3 join each other underneath the gate electrode 5, by which the withstand voltage at the corner of the quadrangular cell and the avalanche withstand capability are prevented from lowering. The width L1 of the gate electrode 5 is 2 to 6 μm at the corner. In the F-F section shown in Fig. 10(b), two quadrangular cells are spaced widely enough and the n⁻ type substrate is exposed widely enough to suppress the ON-resistance of the MOSFET at a low value when the MOSFET is conductive. The width L2 of the gate electrode 5 is 6 to 20 μm and the distance L3 between the gate electrodes 5, 5 is 6 to 12 μm in this cross section. In the second embodiment too, the peripheral cells 19 are formed in the outermost periphery of the portion of the semiconductor chip inside which the quadrangular cells are formed. The outermost side of p channel region 3 of the peripheral cell 19 lies in parallel to the side of the semiconductor chip, and the n⁺ source region 4 in the peripheral cell 19 is located on the inner side of the semiconductor chip. The peripheral cell 19 occupies a wider area than the quadrangular cells. The outermost side of p channel region 3 of the corner cell 20 arches toward the corner of the semiconductor chip, and the corner cell 20 occupies a wider area than the peripheral cell 19. By this configuration, the second embodiment also contributes to the improvement of the avalanche withstand capability.

The temperature dependence of the avalanche withstand capability of the second embodiment of the MOSFET is shown by the line 23 in Fig. 8. The avalanche withstand capability of the second embodiment of the MOSFET is 1.8 times at 25°C and 5.0 times at 125°C as large as the withstand capability, shown by the line 22, of the MOSFET according to the prior art.

In the second embodiment of Fig. 9, the ratio of the area of the quadrangular cell to the exposed area of the n⁻ type substrate can be brought beyond 1.0 by overlapping the quadrangular cells at their corners. Therefore, the second embodiment is preferable to the MOSFET with relatively low withstand voltage.

The second embodiment of the present MOSFET can be also manufactured only by changing the mask pattern without adding extra processing steps to the processing steps for the MOSFET of the prior art.

Figs. 11, 12(a) and 12(b) show a third embodiment of the MOSFET according to the present invention. Fig. 11 is a top plan view from which an upper structure of the MOSFET is omitted, Fig. 12(a) a sectional view along G-G of Fig. 11, and Fig. 12(b) a sectional view along H-H of Fig. 11. In Figs. 11, 12(a) and 12(b), the same parts with those in the figures already explained are designated by the same reference numerals. In the third embodiment, the corners of the neighboring quadrangular cells are closely located and linked by a p⁻ stripe region 9 of high resistivity. The p⁻ stripe region 9, which has the same conductivity type as the p channel region 3, is a p⁻ type diffusion layer with low impurity concentration. As shown in Fig. 11, the n⁺ source region 4 is formed in the p channel regions 3 connected by the p⁻ stripe regions 9, and the p⁺ well region 2 is formed in the n⁺ source region 4. As is also shown in Fig. 11, the n⁻ type substrate is exposed in areas defined by p-stripe regions 9 and p channel regions 3. The p⁻ stripe region 9 is formed, for example, by boron ion implantation and successive heat treatment. The boron ion dose amount in the p⁻ stripe region 9 is 5×10^{11} to $5 \times 10^{13}\text{ cm}^{-2}$; the diffusion depth of the p⁻ stripe region 9 is 0.5 to 4 μm ; and the width L4 of the p⁻ stripe region 9 is 2 to 8 μm . The depth of the p⁻ stripe region 9 is the same with or less than that of the p channel region 3. Fig. 12(a) clearly shows the neighboring p channel regions 3, 3 linked by the p⁻ stripe region 9 in the cross section G-G of Fig. 11 underneath the gate electrode 5, by which the withstand voltage at the corner of the quadrangular cell is prevented from lowering. The avalanche withstand capability is further improved by doping impurities in a corner part of the p channel region 3 simultaneously with the impurity doping for forming the p⁻ stripe region 9, because the channel resistance of the corner part lowers to suppress operation of a parasitic npn transistor.

A p⁻ stripe region 9, which is formed in a nearby region to the corner of the p channel region 3 and does not link the corners of the p channel regions 3, also prevents the withstand voltage and the avalanche withstand capability from lowering. This example, in which an inversion layer is yielded in the surface layer of the p⁻ s stripe region 9 when a positive voltage is applied to the gate electrode 5, because the impurity concentration of the p⁻ stripe region 9 is low, is also effective for reducing ON-resistance of the MOSFET. In the H-H section shown in Fig. 10(b), two quadrangular cells are spaced widely enough and the n⁻ type substrate is exposed widely enough to suppress the ON-resistance of the conductive MOSFET at a low value. The width L2 of the gate electrode 5 is 10 to 40 μm and distance L3 between the gate electrodes 5, 5 is 6 to 20 μm in this cross section. Since the configuration of the peripheral and corner cells is the same with that of the first embodiment, its explanation is omitted.

The temperature dependence of the avalanche withstand capability of the third embodiment of the MOSFET is shown by the line 24 in Fig. 8. The avalanche withstand capability of the third embodiment of the MOSFET is 1.7 times at 25°C and 4.8 times at 125°C as large as the withstand capability, shown by the line 22, of the MOSFET according to the prior art.

In the third embodiment the ratio of the area of the cells to the exposed area of the n⁻ type substrate can be changed so as to meet the requirements of a specific MOSFET.

Figs. 13(a) and 13(b) show a fourth embodiment of the MOSFET according to the present invention. Fig. 13(a) is a top plan view from which an upper structure of the MOSFET is omitted, and Fig. 13(b) is a sectional view along I-I of Fig. 13(a). In Figs. 13(a) and 13(b), the same parts with those in the figures already explained are designated by the same reference numerals. In the fourth embodiment, acceptor impurities are diffused in the portion in which the p⁻ stripe region 9 of Figs. 11 and 12 is to be formed so that the portion may not be inverted to p⁻ type and may remain as an n⁺⁺ stripe region 10 with high resistivity. The acceptor impurities are doped in the high impurity concentration region 31 near the corner of the p channel region 3 simultaneously with the impurity doping for forming the p⁻ stripe region 9 to lower the channel resistance of the high impurity concentration region 31. Since this processing facilitates spreading of the depletion layer around the corner of the quadrangular cell as in the third embodiment of Figs. 11 and 12, the withstand voltage of the corner of the quadrangular cell is prevented from lowering. The lowered channel resistance of the high impurity concentration region 31 prevents the avalanche withstand capability from lowering. Also in the fourth embodiment, the withstand voltage and the avalanche withstand capability can be prevented from lowering simply by forming the n⁺⁺ stripe region 10 in the vicinity of the corner of the quadrangular cell. For improving the withstand voltage and the avalanche withstand capability, it is not always necessary to link the corners of the quadrangular cells by the n⁺⁺ stripe region 10.

Fig. 14 is a sectional view showing a fifth embodiment of the MOSFET according to the present invention. In Fig. 14, the same parts with those in the figures already explained are designated by the same reference numerals. In the fifth embodiment, a shallow p⁺ type base region 11 with shallow diffusion depth and with higher impurity concentration than that of the p channel region 3 is formed in a part of the surface layer of the p channel region 3 of Fig. 2. The shallow p⁺ base region 11 is formed, for example, by implanting boron ions at the ion dose amount of 1×10^{15} to $3 \times 10^{15} \text{ cm}^{-2}$; and by heat treatment to the diffusion depth of 0.5 to 1 μm . Since the channel resistance is lowered by the shallow p⁺ type base region 11, the operation of the parasitic transistor is suppressed and the avalanche withstand capability is improved.

Fig. 15 is a sectional view showing a sixth embodiment of the MOSFET according to the present invention. In Fig. 15, the same parts with those in the figures already explained are designated by the same reference numerals. In the sixth embodiment, the shallow p⁺ type base region 11 with higher impurity concentration than that of the p channel region 3 is formed in a part of the surface layer of the p channel region 3 similarly as in the fifth embodiment of Fig. 14. However, the p⁺ well region 2 is not formed in the sixth embodiment. Since the channel resistance is lowered by the provision of the shallow p⁺ type base region 11 as well as by the improvement of the cell arrangement, the operation of the parasitic transistor is suppressed and the avalanche withstand capability is improved. Therefore, a practically acceptable avalanche withstand capability is obtained and the problem of the ON-resistance decrease mentioned earlier is solved without forming the p⁺ well region 2. Since the p⁺ well region 2 with deep diffusion depth can be omitted, time and cost for manufacturing the MOSFET is greatly saved.

Though the present invention has been explained with reference to MOSFETs, the present invention is applicable to other MOS semiconductor devices such as bipolar transistors, MCTs (MOS controlled thyristors), etc. which have a MOS structure.

A MOS type semiconductor device could be possible which includes an n type region 101, whose resistivity is lower than that of the n⁻ type substrate and which is disposed in the vicinity of the surface of the n⁻ type substrate between the p channel regions 3. However, the avalanche withstand capability in this case would hardly be improved and ON-resistivity reduction by the effect of the low resistivity n type region 191 would be

limited. On the other hand, in the semiconductor device of the present invention, lower resistivity in the n type region is possible because doping concentration in the n type region 101 can be increased without deterioration of the avalanche withstand capability or withstand voltage. An embodiment of this case is described below.

In Figs. 16 and 17, n type regions 101 are formed in the vicinity of the surface of the n⁻ type substrate. Resistivity of the n type regions 101 is lower than that of the n⁻ type substrate. The dose amount of the phosphor ions in the n type regions 101 is from 5×10^{11} to 5×10^{12} cm⁻² and the diffusion depth is from 2 to 4 μm. The construction of the n type regions of this type can be applied to the embodiments in Figs. 9 through 15.

In the embodiments described above, the doping concentration can be increased in comparison with the prior art devices, which results in lower resistivity of the n type regions 101 and thus decreases the ON-resistance. Or, alternatively, the surface area of the n type regions 101 can be reduced proportionally to its decrease in resistivity, which in turn reduces source-drain capacitance ensuring fast switching speed.

Claims

1. A MOS type semiconductor device, comprising a semiconductor layer (1) of a first conductivity type (n) and a plurality of substantially quadrangular cells, each having four major sides and including a channel region (3) of a second conductivity type (p) formed in a surface layer of the semiconductor layer (1), and a source region (4) of the first conductivity type (n) formed in the surface layer of the channel region, the sides thereof lying in parallel to the sides of the source region, wherein
the distance between corners of the channel regions (3) of two quadrangular cells, the corners thereof are opposed facing to each other, is shorter than the distance between sides of the channel regions of two quadrangular cells, the sides thereof are opposed facing to each other.
2. The MOS type semiconductor device as claimed in claim 1, wherein the diagonals of the channel regions of two nearest neighboring quadrangular cells are aligned on a line.
3. The MOS type semiconductor device as claimed in claim 2, wherein the distance between said two opposing corners is 4 μm or less.
4. The MOS type semiconductor device as claimed in claim 2, wherein said two opposing corners are joined with each other.
5. The MOS type semiconductor device as claimed in either one of claims 1, 2, and 3, wherein stripe regions (9) of the second conductivity type (p) and with higher resistivity than the resistivity of the channel region (3), are formed more shallowly than the channel region in the surface layer of the semiconductor layer (1) in contact with the channel regions on the diagonals of the quadrangular cells.
6. The MOS type semiconductor device as claimed in either one of claims 1, 2, and 3, wherein stripe regions (10), of the first conductivity type (n) and with higher resistivity than the resistivity of the semiconductor layer (1), are formed more shallowly than the channel region in the surface layer of the semiconductor layer adjacent to the channel region on the diagonals of the cells.
7. The MOS type semiconductor device as claimed in claim 5 or 6, wherein regions (31) with higher impurity concentration than the impurity concentration of second conductivity type (p) of the channel region are formed in the channel region in contact with the stripe regions (9; 10).
8. The MOS type semiconductor device as claimed in either one of claims from 1 to 7, wherein peripheral cells (19) which have at least a portion of the outermost side of their channel region in parallel to the side of a semiconductor chip, are formed on the outermost periphery, inside of which the quadrangular cells are formed, of the semiconductor chip.
9. The MOS type semiconductor device as claimed in claim 8, wherein the source region (4) of the first conductivity type (n) is formed in the peripheral cell (19) on the central side of the semiconductor chip.
10. The MOS type semiconductor device as claimed in claim 9, wherein the area of the peripheral cell (19) is wider than the area of the quadrangular cell.
11. The MOS type semiconductor device as claimed in either one of claims from 1 to 10, wherein corner cells

(20) which have the outermost side of their channel region as an arc convex toward the corner of the semiconductor chip, are formed in the corners of the semiconductor chip.

- 5 12. The MOS type semiconductor device as claimed in either one of claims from 1 to 10, wherein corner cells (20) which have the outermost side of their channel region as a polygonal line imitating an arc convex toward the corner of the semiconductor chip, are formed in the corners of the semiconductor chip.
13. The MOS type semiconductor device as claimed in claim 10 or 11, wherein the area of the corner cells (20) is wider than the area of the peripheral cell (19).
- 10 14. The MOS type semiconductor device as claimed in either one of claims from 1 to 13, wherein a shallow base region (11) of a second conductivity type (p) with an impurity concentration higher than that of the channel region (3) and a diffusion depth shallower than that of the channel region, is formed in a portion of the surface layer of the channel region.
- 15 15. The MOS type semiconductor device as claimed in claim 14, wherein the region of the second conductivity type (p) under the shallow base region (11) is consisted of the channel region (3).
- 20 16. The MOS type semiconductor device of claim 1 further including a semiconductor region (101) of a first conductivity type (n) disposed in the vicinity of a surface of said semiconductor layer (1), the resistivity of the semiconductor region (101) being smaller than that of said semiconductor layer (1).

25

30

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 10




FIG. 11




FIG. 12




FIG. 13





FIG. 14




FIG. 15




FIG 76






FIG. 17





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 95 10 0148

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X Y A	US-A-5 216 275 (X. CHEN) * figures 3-3,5,7 *	1-4 14-16 5-13	H01L29/06
X	--- PATENT ABSTRACTS OF JAPAN vol. 13, no. 571 (E-862) 18 December 1989 & JP-A-01 238 173 (SANYO) 22 September 1989 * abstract *	1,2	
X	--- PATENT ABSTRACTS OF JAPAN vol. 14, no. 408 (E-972) 4 September 1990 & JP-A-02 154 468 (SANKEN ELECTRIC) 13 June 1990 * abstract *	1,2	
Y	--- EP-A-0 570 595 (NIPPONDENSO) * figures 1,7 * -----	14-16	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6) H01L
Place of search BERLIN		Date of completion of the search 5 May 1995	Examiner Juhl, A
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 150 (01/91) (P0400)